Abstract-We are developing a compiler system, Melasy+, which is at a level higher than compiler systems of various modelchecking and hardware description languages. Melasy+ describes a single code and allows model-checking and operation tests on an actual machine via a code generator for each language. In this study, for an XML intermediate representation code that was output by Melasy+, the elements of the target circuit are analyzed to generate a detailed list and then static analysis of the circuit is carried out. The netlist after regeneration is a digraph and the meta-information obtained in the analysis is given to its edge.
I. INTRODUCTION
Hardware design requires an environment that ensures the high reliability of both the required circuit itself and the selftest circuit and efficient design/verification [1] [2] . Compilers that obtain objects and executable modules for a target system through code generation by implementing the target system [3] [4] have been developed. In recent years, hardware compilers [5] [6] [7] [8] have been used to generate circuit configuration information directly from the code written in a relatively high-level language and thus describe the design of the hardware. There are model-checking tools [9] [10] [11] such as NuSMV [12] that check the validity of hardware design as a matter of form. The validity of a design can be evaluated automatically using these tools. However, to check a model check using NuSMV, it is necessary to use a very low-level language, and a process is required to newly describe the system for verification, where the model was designed in a language such as VHDL [13] or Verilog [14] using NuSMV. Describing the system in the same hardware several times in different languages is difficult in terms of consistency in design and it is also inefficient from the viewpoint of process management. To solve these problems requires a development environment in which a system can be described clearly and tasks from design to verification and implementation can be carried out consistently. We have developed a meta hardware description language Melasy+ [15] that automatically generates code for various existing languages, such as languages for hardware description and model checking, and carries out tasks from verification to implementation consistently. The version of Melasy+ presented in previous studies did not have a function to check the behavior and description of hardware described by Melasy+ code by itself. Therefore, to check for errors in the design, it was necessary for various processing systems to return to the final code generation. In this study, we suggest the enhanced functions for checking the description of Melasy+ code in an earlier stage and analyzing the described circuit in the Melasy+ environment. The checking and analysis of the description are realized by regenerating a detailed netlist based on an XML intermediate file used for code generation for various processing systems and by scanning the netlist.
II. META HARDWARE DESCRIPTION LANGUAGE: MELASY+ A. Overview
Melasy+ is a processing system at a level higher than that of existing processing systems such as NuSMV and VHDL. 
Fig. 1. Design cycle using generated codes or intermediate codes
III. GENERATION OF THE NETLIST A. Reconstruction of a Netlist from XML Intermediate Code
Although the intermediate representation code of Melasy+ described in XML format contains the information needed to configure a circuit, the information is not specific. Therefore, it is not suitable for structure analysis and the like. In this study, to analyze the hardware design described by Melasy+ code, a netlist is regenerated from the intermediate representation code in XML format. By reproducing a structure in software after providing a specific circuit structure to the netlist to be regenerated, it is possible to explore the circuit structure throught structural analysis and the like. The purpose is to improve upper-level design at a stage earlier than that in conventional studies (Figure 1 ), according to the information obtained through structural analysis of the netlist. A netlist generator is implemented as a C++ library file. It consists of a definition of the class configuring the netlist and a parser whose input is an XML intermediate representation code. The node class holds the meta-information, which is obtained when the netlist is analyzed, in addition to the information representing the circuit configuration elements. The circuit structure of the netlist comprises a series of instances of the node class representing I/O ports and logic gates.
B. Circuit Configuration Management Table
When generating node instances, a netlist is realized by presenting the information of the circuit components formed by the node instances in a circuit configuration management table. By tracing the circuit configuration management table, a component of the netlist can be accessed uniquely. The circuit configuration management table has lists of (1) node instances representing an input port through component definition, (2) node instances representing an output port, (3) node instances representing an I/O port of instances in a component definition, and (4) instances expanding in a component.
C. Construction of Circuit Structure
The component definitions can be roughly divided into three types: input port definitions <in />), output port definitions (<out ></out>), and instance definitions (<instance></instance>).
For an input port definition, a port name described in a tag and a component name with its data type and input definition are provided to the node class to generate an instance. The 1 <out name="oA" type="Logic" sync="sync"> 2 <op1 name="not"> 3 <op name="and"> 4 <op name="or"> 5 <port type="in" name="iA" /> 6 <port type="in" name="iB" />
7
</op> 8 <port type="in" name="iC" />
9
</op> 10 </op1> 11 </out> 12 <out name="oB" type="Logic" sync="sync"> 13 <op name="and"> An output port definition contains the connection information for the construction of a logical path to a logic gate extending from the defined output or to the input port. Figure 2 shows an example in which the connection information described in the output port definition is analyzed and expanded. Although the source code in Figure 2 is indented for readability, the original XML intermediate representation code is not indented. The connection information has a nested structure in which the information appears from the left side in ascending order according to the distance from the output definitions. The information at the far right of the nested structure must be a pair of port definitions.
In the case of an instance declaration, a component definition specified by a declaration in the netlist is referred to. The structure of the reffered component definition is duplicated at the place of the instance declaration. However, the intermediate code generator of Melasy+ does not hold the order of the definitions of the components in the source code during the code generation. Therefore, when an instance declaration appears in the XML intermediate code, there is the possibility that the component to be instantiated has not yet been defined. The netlist generator expands the definitions of the components, in ascending order of their dependency on the other components, to the XML intermediate representation code using a hierarchical structure analysis function described below. By expanding in ascending order of the dependency on the other components, it is possible to avoid a situation where the target component has not yet been defined when it is referred to.
IV. STATIC STRUCTURAL ANALYSIS

A. Check of Circuit Description
As the scale and complexity of a circuit increase, it becomes more difficult for the designer to grasp the whole circuit description. Additionally, because Melasy+ allows the use of control syntax such as "for" and "if" statements, it is not possible to check a specific port name and the like at the stage when the Melasy+ code is written. By exploring the netlist generated, it is possible to check the configuration information of the circuit described. By scanning the circuit configuration management table, it is possible to check the port names for which the problem of the label name has been resolved and the unused parts of the circuit description.
B. Analysis of Component Hierarchical Structure
When another component definition is expanded in the component definition by an instance declaration, the component to be expanded cannot reproduce the circuit structure properly if all the elements have been defined. Therefore, the netlist must be generated with the components in ascending order of their dependency on the other components. It is necessary to analyze the circuit structure to reveal the hierarchical structure of the components.
The component definition depends on the other components when it contains an instance declaration. The instance declaration of the XML intermediate representation code is extracted and the node instance representing the instance declaration is generated. By adding the generated node instance to the circuit configuration management table and showing which instance declaration is included in the component definition, the hierarchical structure is grasped. The node instance representing the instance declaration traces the instance declaration contained in the component definition referring to the former declaration in the circuit configuration management table. By connecting to the node instance traced, it is possible to trace the dependence relationship of the components through the connections of the instance declarations.
C. Count of Logic Gate Stages
A critical path can be derived by counting the stages of the logic gates for each component definition. In each component definition of the netlist, the order in which the logic is determined by tracing a node instance from an input port is held at each node instance. When the path encounters a binary operator, the input side with a longer path is selected to determine the value. After the values are set for all output ports, the longest path is reported as the critical path of the component.
D. Detection of Asynchronous Loop Structure
Semantic analysis can be used to detect asynchronous loop structures in the same component definition but not those across multiple component definitions. By carrying out static structural analysis of the netlist, it is possible to detect asynchronous loop structures. For a global output port of the netlist, if the same node instance is passed twice while scanning all the paths to an input port, there is an asynchronous loop structure that includes the part. Figure 3 shows an experiment for the detection of asynchronous loop structure in a high-performance bus arbiter circuit [16] employing static structural analysis.
V. LOGIC CYCLE SIMULATOR
A. Purpose and Scope of the Logic Simulator
A zero-delay logic cycle simulator function for a netlist was designed to check the behavior of the circuit described. The logic simulation in this study is a zero-delay simulation to track the logic transition of a circuit using a cycle time having a virtual unit by assuming that all the delay times of the basic logic gates are constant and all the delay times of the connecting signal lines are zero. It is also assumed that there is a sufficient time interval between an input and the next input. These characteristics prevent the simulation of a circuit structure that contains an asynchronous loop. Furthermore, a table of the number of gate stages is prepared; the table holds the order in which the logic gates determine the logic and manages the addresses of all the elements and the number of steps using the count function of logic gate stages described above. The values of the inputs and outputs to be handled are true, false, and unknown.
B. Change of Output to Input
Logic transition is observed by providing a virtual unit time simulating the clock and an input scenario to the netlist. Along with the virtual unit time for the input scenario, an input is provided to a globally accessible input port.
The procedure of logic simulation is as follows. First, when the virtual unit time is zero, check if there is an input scenario specifying the initialization. When there is an input scenario specifying initialization, change the output of the port specified according to the input scenario. According to the input of the initialization, all the elements carry out their operation in the order in which the logic is determined by the gate-stage number table. If the initialization is not carried out, the output of the port is unknown in the initial state. All the elements access the elements from which they receive their inputs, in the order in which the logic is determined, and check if there is an output. If there is an output, the value being output is taken as its input. When an element has an input and the operation is carried out, the result replaces the output value.
C. Description of an Input Scenario
The logic transition is observed by providing a virtual unit time simulating the clock and an input scenario to the netlist. Along with the virtual unit time for the input scenario, an input is provided to a globally accessible input port.
The virtual unit time is given by a natural number starting from zero. It is only used to manage the order in which the inputs are provided. It is assumed that there is a sufficient time interval from an input to the next input and that all operations are completed when the next input is provided. There is no restriction that the input scenario must be described in the order of virtual unit time.
The input port name is given by the port name used by the XML intermediate code. The label must be one for which the problem has been resolved. The input port described in the input scenario is limited to one that can be accessed globally. The value must be either true or false. This is not assumed in the input scenario.
VI. CONCLUSIONS AND FUTURE WORK
A netlist that has a specific structure for the circuit description was generated from Melasy+ intermediate code. By carrying out static structural analysis of the netlist generated, it was verified that the checking of the circuit description, analysis of the component dependence relationship, counting of gate stages, and detection of asynchronous loop structure are possible. To check the behavior of a circuit description, a logic simulator using the netlist was designed.
We plan to expand the static structural analysis function. A logic simulation function will be implemented and the falsepath detection function and optimum solution presentation function for cutting an asynchronous loop structure will be expanded. The abstract circuit information obtained from the analysis function will be held by the component definition, and the circuit information with an appropriate level of abstraction will be provided when needed. Furthermore, we also plan to expand the netlist.
We will also redesign the Melasy+ compiler. Essentially, a circuit representation such as a netlist can be obtained when an intermediate representation code is generated. We aim to design an intermediate representation that holds much more information than that is held by an XML text format and to implement a better code generator.
